INTRODUCTION
Ionizing particles that affect ICs include alpha particles emitted by trace amounts of radioactive atams in the memory chip packaging materials (1) and cmsmic ray produced neutron induced Si recoil or reaction piducts (2). The ionizing radiation passes through an IC, deposits energy along the track, and generates excess electron-hole pairs. The device junctions can collect the indulced charge before electron-hole recombination occurs. High electric field gradients present near the junctions can enhance the charge separation and collection due to the charge funneling effect (3) . If the induced charge collection by the IC exceeds a critical threshold charge, the stat(: of the IC can be altered. For example, the memory state of a bit in SRAMS or DRAMS (Static or Dynamic Fhndom Access Memories) can flip, and thereby produce a soit error, or Single Event Upset (SEU).
The critical volume V ' is defined as the enclosure volume of an ioniziig particle track, which contains jilst enough induced charge Qc to cause a circuit upset. As the critical volume V, dimensions decrease with smaller feature sizes of unhardened ICs, the critical charge Q, also tends to decrease due to voltage scaling, lower cell capacitance, etc. Bragg curves of generated charge (K/pm) versus particle penetration length are shown in Figure 1 for the ions Si, AI, Mg, Na, F, C, and He, which were obtained by the conversion of Linear Energy Transfer (LET) versus depth using TRIM-96 (4). The area under each cwve is the total charge generated by the respective ions. Each ion (except helium) can induce hundreds of K: of charge within a few microns to upset almost any modern circuit. Stiudies have shown that cosmic ray produced neutron induced soft errors will dominate for the 64M DRAM generation and beyond compared with the alpha-induced errors. The reason is the higher LET for neutron-induced Si recoils or reaction products compared to alpha particles within the smaller sensitive volume (5). ICs. The beam scanning area was calibrated using the known feature sizes of scanning test structures, The ioninduced charge was measured using standard charged particle detection electronics, except that the detector was the IC itself. The collected charge was converted to charge pulse heights after passing through a charge-sensitive preamplifier (Ortec 142A) and an amplifier (Drtec 590).
The pulse heights are digitized and recorded along with the scanning beam (X,Y) coordinates in list mode by a computer for off-line analysis. In order to minimize ion silicon induced damage effects on samples, the test stnictures were diagram of 6Tc,,fOS t& then scanned by the beam (9). structure (A) and the ring-gate-inner FET node (B) with the cross sectional (AA') view (C). The area of the ring diode is 25pn x
25-
the inner diode is 1Opn x lOj.un, and the gate width is
2W-

Test Structures
The specifically designed ICs contain various lcinds of test structures. The ring-gate-inner diodes and large diode were used for the IBICC measurements. These diodes are formed fiom the diffusions in a p-substrate. Test structures are separately connected through different metal pads for outside packaging wires, thereby allowing the operating voltage of test structures to be controlled independently.
The ring-gate-inner diodes are one test node of a 6T-CMOS test structure, which is speciiically designed to measure the charge collection fiom junctionii typical of SRAMS and DRAMs. Figure 2 is the 6T-CMOI; equivalent circuit diagram (A) and charge collection node (B) with cross sectional view (C). The ring and inna diodes are formed fiom the contact difhsions of an, n-channel MOSFET in a psubstrate. The gate (G3) of this transistor is a square ring, completely enclosing the inner diffusion diode. The ring diode is the ring-shaped diffusions suffounding the gate. The diode voltages can be continuously monitored by source follower transistors. The gate width was chosen to be the approximate node-to-node spacing of memories rather than typical of the pass gate width of DRAMS.
The shape of the Iarge diode is dehed in Figure 3 . The metal lines are mapped on the top of the large diode. The large diode contains three metal pads, the nuddle one is used for wiring, and the other two are only used as references. The area enclosed by the square box FIGURE 3. The design layout for the large diode. The areas labeled A, B, and C were selected to study charge collection efficiency with diffixent reverse biases. A, B, and C correspond to large diode with Si02, metal pad, and metal line as top layer, respectively. The solid areas of the metal pads were 100 pm x 100 p n window cuts used to bond wires. is the median value of the collected charge, and C is the cross sectional view of the slice which is cut along the X-axis in B at the
RESULTS AND DISCUSSIONS
CentralY-aXis.
In the central region of Figure 4 -4 the charge forms a square crater shape, which corresponds to the area enclosed by G3. As a comparison with central region of Figure 5 -4 the charge forms a flat mesa, which can be related to the entire area of the FET. The discontinuities of the collected When ions strike outside the ring diode, charge is exclusively collected by the outer ring diode whether the gate G3 is on or off, and the collected charge decreases as the ions strike spots further away from the diodes. In the central region of Figure 4 -Cy charge is collected from the inner diode. There are two channels (through E,, and through Va of the source followers) to the preamplifier for charge collection. When the G3 is turned off, the charge is coupled in AC fashion to Vdd through the gate oxide capacitance of the inner source follower. The collected charge is an indication of the voltage change when ions strike the h e r diode. Also charge is localized to the inner diode when ions directly strike the inner diode. When ions strike the gate area with G3 off, the collected charge is smaller than that with G3 on, and decreases with distance when the ions strike closer to the inner diode but further fiom the gate area (Figure 4-C) . When G3 is turned off, only the charge coupled through the Vd of the inner source follower is registered as the ions striking spots move closer to the inner diode. When G3 is turned on, the charge from the gate area is totally collected through both channels. Therefore, the charge is shared between the inner and ring diodes when ions strike the gate G3 area as shown in Figure 2- 
C.
It is interesting to note that a junction is shown at the lower part in Figures 4-B and 5 -B, which locales another independent source follower. This source follower includes a pn junction directly coupled to Va. The chargc collection from this source follower confirms that charge collection from V a exists. But it is direct charge collation rather than the AC coupled charge collection to the inner diode through the source follower gate. The measured charge is about 8OfC when ians directly strike the charge collection node from the ring-gate-inner FET (inner diode size l o p x low). Previous work using 1 lMeV F as incident ions showed that the collected charge for ions directly striking the inner diode (5pm x 5pm) is about 1 l W (8). With reference to the Bragg curves for the Merent ion species with the same e f f e~v e track length in silicon, the values are consistent. This leads to another interesting question about how much collected charge is contributed by the AC charge coupling through the V a of the inner source follower. The flat top of the charge collection with gate G3 on ( Figure 5 ) suggests that the AC coupling charge is a secondary contributor compared to the direct charge collection by the tliode. This may be due to Merent response times between charge collection from the diode and the source follower,
In Figure 6 , the median values of the collected charge from selected areas (A, B, and C) as shown in Figure 3 are plotted again the reverse bias applied to the Large diode. Basically, the collected charge under the metal line and the metal pad follow the same ascending trend as the large diode with increasing reverse bias. The similarity among the trends can be demonstrated by shifting the t . w e s with constant offsets. This indicates that the main difference in collected charge is the differential energy lloss as the particles pass through the overlayers such as !Si@, metal pad and metal line. Because there are window cuts on the metal pads which are used to bond the packaging wires, the charge collected from the metal pad is more than that from the metal line. Reverse Bias (V) FIGURE 6. The median values of collected chiage fiom the selected areas A, B, and C shown in Figure 3 .
In Figures 4-C and 5-C, charge collectiori has nonsymmetric shoulders for the two sides of the ring diode. This is due to a metal line that runs above one side of the ring diode.
It is observed that the charge collection from the large diode is about three times larger than that from the ringgate-inner FET test structure. It has been suggested that the larger junction has higher efficiency for charge collection by the funneling process (10). The reason is that the large diode has a bigger solid angle for collecting the induced charge along an ion penetrating track than that for the ringgate-inner FET test structure.
-
CONCLUSION
In the present work, a 10 MeV Carbon high-resolution microbeam was used to demonstrate the differential charge collection efficiency in ICs with the aid of the IC design information. When ions strike outside the FET, the charge was only measured on the outer ring, and decreased with strike distance from this diode. When ions directly strike the inner and ring diodes, the collected charge was localized to these diodes. The charge for ions striking the gate region was shared between the inner and ring diodes. The IBICC measurements directly coniirmed the interpretations made in the earIier work (8).
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